MAXDATA QutePC?1000 Betriebsanweisung Seite 35

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 163
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 34
34 Board Set Description
35MAXDATA PLATINUM 90002R Server System
IDE Controller
The IDE controller is contained within the Intel
®
ICH4 (82801DA). The IDE controller is a multifunction
device on the I/O board that acts as a PCI-based Fast IDE controller. Although the server system
implements a single IDE channel on the front panel board, which supports a CD/DVD drive at ATA-33
speeds, the IDE controller supports the following:
PIO and IDE DMA/bus master operations
Mode 4 timing
ATA-100 (100 MB/sec using ultra DMA transfers)
Buffering for PCI/IDE burst transfers
Master/slave IDE mode
Baseboard Management Controller (BMC)
The Baseboard Management Controller and its associated circuitry reside on the main board. The
BMC autonomously monitors system platform management events and logs their occurrences in the
non-volatile System Event Log (SEL). This includes events such as over-temperature and over-voltage
conditions, and fan failures. The BMC provides the interface to the monitored information so system
management software can pole and retrieve the present status of the platform.
The BMC provides the interface to the non-volatile Sensor Data Record (SDR) Repository. Sensor Data
Records provide a set of information that system management software can use to automatically
congure itself for the number and type of IPMI sensors (such as temperature and voltage sensors)
in the system.
The following is a list of the major functions of the BMC:
System power control, including providing Sleep/Wake push-button interfaces for ACPI
Platform Event Paging / Platform Event Filtering
Power distribution board monitoring
Temperature and voltage monitoring
Fan failure monitoring
Processor presence monitoring (no processors installed)
Interlock monitoring
Speaker beep capability on standby and when system is powered up
Intel
®
Itanium
®
2 processor SEEPROM interface (for processor information ROM and scratch
EEPROM access)
Processor temperature monitoring
Processor core ratio speed setting
Chassis general fault light control
Chassis cooling failure light control
Chassis power fault light control
Chassis power light control
Chassis ID LEDs control
System Event Log interface
Sensor Data Record repository interface
SDR/SEL timestamp clock
Board set FRU information interface
Seitenansicht 34
1 2 ... 30 31 32 33 34 35 36 37 38 39 40 ... 162 163

Kommentare zu diesen Handbüchern

Keine Kommentare